

PRODUCT/PROCESS CHANGE NOTIFICATION

PCN IPD/13/7867 Dated 23 May 2013

Conversion to ECOPACK 2 in the ISOTOP packages manufactured in the ST's plant of Boskoura Morocco

Table 1.	Change	Implementation	Schedule
----------	--------	----------------	----------

Forecasted implementation date for change	19-Aug-2013
Forecasted availability date of samples for customer	23-May-2013
Forecasted date for STMicroelectronics change Qualification Plan results availability	16-May-2013
Estimated date of changed product first shipment	22-Aug-2013

Table 2. Change Identification

Product Identification (Product Family/Commercial Product)	see attached list
Type of change	Package assembly material change
Reason for change	To implement ECOPACK 2
Description of the change	To move from standard to massive production of ECOPACK 2 graded supply and complete the move to DBC assembly technology. The changes here reported will not affect the electrical, dimensional and thermal parameters keeping unchanged all information reported on the relevant datasheets. An exception regarding thermal performance, will affect the following four part numbers: STTH20004TV1, STTH200L04TV1, STTH200R04TV1 and STTH200F04TV1. Please refer to the latest datasheets version published on ST.com, to review updated data. There is as well no change in the packing process nor in the standard delivery quantities.
Change Product Identification	by the removal of the 2LI (2nd Level Interconnect) logo
Manufacturing Location(s)	

Table 3. List of Attachments

Customer Part numbers list	
Qualification Plan results	

Customer Acknowledgement of Receipt	PCN IPD/13/7867
Please sign and return to STMicroelectronics Sales Office	Dated 23 May 2013
Qualification Plan Denied	Name:
Qualification Plan Approved	Title:
	Company:
Change Denied	Date:
Change Approved	Signature:
Remark	

Name	Function
Giuffrida, Antonino	Marketing Manager
Martelli, Nunzio	Product Manager
Vitali, Gian Luigi	Q.A. Manager

DOCUMENT APPROVAL



IPD Group

Conversion to ECOPACK[®]2 (also called Halogen_Free) for products housed in the ISOTOP packages manufactured in the ST's plant of Boskoura Morocco.

Packages typology



ISOTOP

Premise

The ECOPACK[®] program is the cornerstone of our effort of being a leader in the change toward environmentally friendly packaging. In the context of this program, ST develops world class technical solutions designed to progressively remove banned substances from manufacturing.

Continuing in the already announced plan of moving the supply to the ECOPACK[®]2 grade products (also known in the market as "Halogen Free") and in the aim of a constant process improvement, Isotop package will be from now available as ECOPACK[®]2 graded.

WHY THIS CHANGE?

To implement ECOPACK®2 grade supply for: PowerBipolar, IGBT, PowerMOSFET and Rectifiers products housed in the ISOTOP package.

This PCN is intended as well for announcing the move from aluminium ceramic (ALN/AL2O3) to the use of DBC ceramic (Direct bonding copper) for the Rectifiers products .

WHAT IS THE CHANGE?

To move from standard to massive production of ECOPACK®2 graded supply and complete the move to DBC assembly technology.

The changes here reported will not affect the electrical, dimensional and thermal parameters keeping unchanged all information reported on the relevant datasheets. An exception regarding thermal performance, will affect the following four part numbers: STTH20004TV1, STTH200L04TV1, STTH200R04TV1 and STTH200F04TV1. Please refer to the latest datasheets version published on ST.com, to review updated data.

There is as well no change in the packing process nor in the standard delivery quantities.

WHEN?

For the products listed in the attached document, the availability will be granted according the following schedule:

Product Family	Package/s	Samples	Full Production
Power Bipolar&IGBT	ISOTOP	Wk 20 (*) '13	Wk 34 '13
PowerMOSFET	ISOTOP	Wk 20 (*) '13	Wk 34 '13
Rectifiers	ISOTOP	Wk 20 (*) '13	Wk 34 '13

(*) For Test Vehicle - For other samples please contact local Sales Organization

Marking and traceability:

Unless otherwise stated by customer specific requirement, the traceability of the parts assembled with the new material set, will be easily identified thanks to the traceability code indicated on the inner and external

label and visible by the removal of the 2LI (2nd Level Interconnect) logo (4) from top of the package, since no more required.



Lack of acknowledgement of the PCN within 30 days will constitute acceptance of the change. After acknowledgement, lack of additional response within the 90 day period will constitute acceptance of the change (Jedec Standard No. 46-C).

In any case, first shipments may start earlier with customer's written agreement.

Qualification Data:

First qualification report will be available upon request starting wk 20_ 2013

Please note that ST Team is doing all the best for providing you full visibility about these announced changes and to minimize any negative impact it may occur.

While our Marketing and Sales teams are available for additional information when required, we are looking forward to your renewed confidence in STMicroelectronics as the strategic partner of your choice.



Qualification of Rectifier products in ISOTOP package: Conversion to ECOPACK®2 grade with structure rationalization

General Information		Locations	
Product Line	Rectifiers	Wafer fab	STM France STM Singapore
Product Description	Rectifiers in ISOTOP package: ECOPACK®2 resin and DBC ceramic	Assembly plant	STM Bouskoura (Morocco)
Product Group Product division Package Maturity level step	IPD ASD & IPAD ISOTOP Qualified	Reliability Lab	STM Tours (France)

DOCUMENT INFORMATION

Version	Date	Pages	Prepared by	Comment
1.0	22-Feb-2013	8	I. BALLON	First issue Qualification of Rectifier products in ISOTOP package: Conversion to ECOPACK®2 grade with structure rationalization

Note: This report is a summary of the reliability trials performed in good faith by STMicroelectronics in order to evaluate the potential reliability risks during the product life using a set of defined test methods.

This report does not imply for STMicroelectronics expressly or implicitly any contractual obligations other than as set forth in STMicroelectronics general terms and conditions of Sale. This report and its contents shall not be disclosed to a third party without previous written agreement from STMicroelectronics.



TABLE OF CONTENTS

1	APPI	LICABLE AND REFERENCE DOCUMENTS	3
2	GLO	SSARY	3
3	RELI	ABILITY EVALUATION OVERVIEW	3
	3.1	OBJECTIVES	3
	3.2	CONCLUSION	3
4	DEVI	ICE CHARACTERISTICS	4
	4.1	DEVICE DESCRIPTION	4
	4.2	CONSTRUCTION NOTE	4
5	TEST	IS RESULTS SUMMARY	4
	5.1	Test vehicles	4
	5.2	TEST PLAN AND RESULTS SUMMARY	4
6	ANN	EXES	6
	6.1	DEVICE DETAILS	6
	6.2	TESTS DESCRIPTION	7



1 APPLICABLE AND REFERENCE DOCUMENTS

Document reference	Short description
JESD47	Stress-Test-Driven Qualification of Integrated Circuits
FMEA	8423373
RER	1226004

2 GLOSSARY

DUT	Device Under Test
РСВ	Printed Circuit Board
SS	Sample Size
HTRB	High Temperature Reverse Bias
ТС	Temperature Cycling
uHAST	Unbiased Highly Accelerated Stress Test
ТНВ	Temperature Humidity Bias
IOLT	Intermittent Operational Life
RSH	Resistance to Solder Heat
	Screwing

<u>3 RELIABILITY EVALUATION OVERVIEW</u>

3.1 **Objectives**

The objective of this report is to qualify ECOPACK®2 ("Halogen-Free") encapsulation molding compound and standardization to DBC ceramic (Direct Bonding Copper) for all Rectifiers housed in ISOTOP package manufactured in ST Bouskoura plant (in Morocco).

The involved product series are listed in the table below:

Package	ECOPACK®2 conversion	Involved Product Series
ISOTOP	All	STTHxxxxTV/TV1/TV2 STPSxxxxTV/TV1/TV2

The reliability methodology used in this qualification follows the JESD47-G: «Stress Test Driven Qualification Methodology».

3.2 Conclusion

Qualification Plan requirements have been fulfilled without exception. Reliability tests have shown that the devices behave correctly against environmental tests (no failure). Moreover, the stability of electrical parameters during the accelerated tests demonstrates the robustness of the products and safe operation, which is consequently expected during their lifetime.



<u>4</u> DEVICE CHARACTERISTICS

4.1 **Device description**

• Rectifiers housed in ISOTOP package manufactured in ST Bouskoura plant (Morocco): ECOPACK®2 ("Halogen-Free") encapsulation molding compound and DBC ceramic.

4.2 Construction note

	Rectifiers in ISOTOP package
Wafer/Die fab. information	
Wafer fab manufacturing location	ST Singapore ST Tours (France)
Wafer Testing (EWS) information	
Electrical testing manufacturing location	ST Singapore ST Tours (France)
Assembly information	
Assembly site	ST Bouskoura (Morocco)
Package description	ISOTOP
Molding compound	ECOPACK®2 ("Halogen-free") molding compound
Frame material	Copper
Die attach process	Soft solder
Die attach material	Preform Pb/Sn/Ag
Wire bonding process	Ultra Sonic wire bonding
Wires bonding materials	Aluminium
Lead finishing material	Nickel
Final testing information	
Testing location	ST Bouskoura (Morocco)

5 TESTS RESULTS SUMMARY

5.1 Test vehicles

Lot #	Process/ Package	Product Family	Product
1		Power Schottky	STPS200170TV1Y
2	ISOTOP	Turboswitch	STTH12012TV1
3		Bipolar	STTH16003TV1
4		Power Schottky	STPS80H100TV

5.2 Test plan and results summary



Die Oriented Tests

Teet		Std rof	Conditions	SS	SS	SS	Stone	Failu	re/SS	Nata
Test	PC	Sta rei.	Conditions				Steps	Lot 1	Lot 4	Note
		N JESD22 Tj, Vr = $0.8xVrrm$			168 H	0/77	0/77			
HTRB	Ν		N A_{-108} Tj, Vr = 0.8xVrrm	$N = \frac{108}{4 - 108}$ Tj, Vr = 0.8xVrrm 154	Tj, Vr = 0.8xVrrm	154	500 H	0/77	0/77	
		A-100			1000 H	0/77	0/77			

Package Oriented Tests

Test	DC	Std rof	Conditions	66	Stone		Failure/	SS	Noto
Test	FC	Stu lei.	Conditions	00	Sieps	Lot 1	Lot 2		Note
			Ta = 85°C, RH = 85%, Vr =		168 H	0/77	0/77		
THB	Ν	JESD22	0.8xVrrm	154	500 H	0/77	0/77		
		A-101	or 100V max		1000 H	0/77	0/77		
				66	Stone		Failure/	SS	Noto
				33	Steps	Lot 1	Lot 2		Note
то	N	JESD22	Ta = -65°C to 150°C	102	500 cy	0/77	0/25		
10	IN	A-104	2 cycles/hour	102	1K cy	0/77	0/25		
				66	Stone		Failure/	SS	Note
				33	Steps	Lot 1			
	N	MIL-STD 750	Delta Tc=85°C,	77	3k cy	0/77			
IOLI	IN	Method 1037	Poff=5min	11	6k cy	0/77			
				66	Stone		Failure/	ŚŚ	Noto
				33	Steps	Lot 1			Note
RSH	Ν	JESD22B- 106	2 dipping at 260°C 10s On / 15s Off	12	Final test	0/12			
	[66	Stone		Failure/	SS	Noto
				33	Steps	Lot 1			Note
uHAST	N	JESD22 A118	Ta=130°C, RH=85%, P=3bars	77	96hrs	0/77			
	Ì			00	Chama		Failure/	ŚŚ	Nata
				SS	Steps	Lot 3			Note
Screwing	Ν	ST 0063378	1.5N.m	7	Final test	0/7			



6 ANNEXES

6.1 Device details

6.1.1 Package outline/Mechanical data

• ISOTOP





6.2 **Tests description**

Test name	Description	Purpose
Die Oriented		
HTRB High Temperature Reverse Bias HTFB / HTGB High Temperature Forward (Gate) Bias	The device is stressed in static configuration, trying to satisfy as much as possible the following conditions: low power dissipation; max. supply voltage compatible with diffusion process and internal circuitry limitations;	To determine the effects of bias conditions and temperature on solid state devices over time. It simulates the devices' operating condition in an accelerated way. To maximize the electrical field across either reverse-biased junctions or dielectric layers, in order to investigate the failure modes linked to mobile contamination, oxide ageing, layout sensitivity to surface effects.
Package Oriented		
TC Temperature Cycling	The device is submitted to cycled temperature excursions, between a hot and a cold chamber in air atmosphere.	To investigate failure modes related to the thermo-mechanical stress induced by the different thermal expansion of the materials interacting in the die-package system. Typical failure modes are linked to metal displacement, dielectric cracking, molding compound delamination, wire-bonds failure, die-attach layer degradation.
THB Temperature Humidity Bias	The device is biased in static configuration minimizing its internal power dissipation, and stored at controlled conditions of ambient temperature and relative humidity.	To evaluate the package moisture resistance with electrical field applied, both electrolytic and galvanic corrosion are put in evidence.
uHAST	The device is placed under 130°C 85% RH during 96 hours.	The Highly-Accelerated Temperature and Humidity Stress Test is performed for the purpose of evaluating the reliability of non- hermetic packaged solid-state devices in humid environments. It employs severe conditions of temperature, humidity, and bias which accelerate the penetration of moisture through the external protective material (encapsulant or seal) or along the interface between the external protective material and the metallic conductors which pass through it. The stress usually activates the same failure mechanisms as the "85/85" Steady-State Humidity Life Test (THB).



22-Feb-2013

Test name	Description	Purpose
IOLT	All test samples shall be subjected to the specified number of cycles. When stabilized after initial warm-up cycles, a cycle shall consist of an "on" period, when power is applied suddenly, not gradually, to the device for the time necessary to achieve a delta case temperature (delta is the high minus the low mounting surface temperatures) of +85°C (+60°C for thyristors), followed by an off period, when the power is suddenly removed, for cooling the case through a similar delta temperature. Auxiliary (forced) cooling is permitted during the off period only. Heat sinks are not intended to be used in this test, however, small heat sinks may be used when it is otherwise difficult to control case temperature of test samples, such as with small package types (e.g., TO39).	The purpose of this test is to determine compliance with the specified numbers of cycles for devices subjected to the specified conditions. It accelerates the stresses on all bonds and interfaces between the chip and mounting face of devices subjected to repeated turn on and off of equipment and is therefore most appropriate for case mount style (e.g., stud, flange, and disc) devices.
RSH	The device is submitted to a dipping in a solder bath at 260°C with a dwell time of 10s. Only for through hole mounted devices.	This test is used to determine whether solid state devices can withstand the effects of the temperature to which they will be subjected during soldering of their leads. The heat is conducted through the leads into the device package from solder heat at the reverse side of the board. This procedure does not simulate wave soldering or reflow heat exposure on the same side of the board as the package body.



Rel 02-13

Reliability Report ISOTOP ECOPACK[®] 2 graded molding

ISOTOP ECOPACK[®] 2 graded molding compound qualification – ST BOUSKOURA Assy plant (Morocco)

General Information		Locations		
Product Lines:	MD6N	Wafer Diffusion Plants:	Ang Mo Kio (SINGAPORE)	
Product Families:	Power MOSFET	EWS Plants:	Ang Mo Kio (SINGAPORE)	
P/Ns:	STE70NM60			
		Assembly plant:	BOUSKOURA (Morocco)	
Product Group:	IMS - IPD			
Product division:	Power Transistor Division	Reliability Lab:	IMS-IPD Catania Reliability Lab.	
Package:	ISOTOP			
Silicon Process techn.:	StripFET™- MDMesh™			

DOCUMENT INFORMATION

Version	Date	Pages	Prepared by	Approved by	Comment
1.0	April 2013	6	C. Cappello	G.Falcone	First issue

Note: This report is a summary of the reliability trials performed in good faith by STMicroelectronics in order to evaluate the potential reliability risks during the product life using a set of defined test methods.

This report does not imply for STMicroelectronics expressly or implicitly any contractual obligations other than as set forth in STMicroelectronics general terms and conditions of Sale. This report and its contents shall not be disclosed to a third party without previous written agreement from STMicroelectronics.



TABLE OF CONTENTS

1	APPLICABLE AND REFERENCE DOCUMENTS	3
2	GLOSSARY	3
3	RELIABILITY EVALUATION OVERVIEW	3
	3.1 OBJECTIVES	3
	3.2 CONCLUSION	3
4	DEVICE CHARACTERISTICS	4
	4.1 DEVICE DESCRIPTION	4
	4.2 CONSTRUCTION NOTE	4
5	TESTS RESULTS SUMMARY	5
	5.1 TEST VEHICLE	5
	5.2 RELIABILITY TEST PLAN SUMMARY	5
6	ANNEXES 6.0	6
	6.1Tests Description	6



1 APPLICABLE AND REFERENCE DOCUMENTS

Document reference	Short description
JESD47	Stress-Test-Driven Qualification of Integrated Circuits

2 GLOSSARY

DUT	Device Under Test
SS	Sample Size
HF	Halogen Free

<u>3 RELIABILITY EVALUATION OVERVIEW</u>

3.1 **Objectives**

Qualification of the ISOTOP package graded Molding Compound manufactured in the ST Bouskoura (Morocco) assy plant.

3.2 Conclusion

Qualification Plan requirements have been fulfilled without exception. It is stressed that reliability tests have shown that the devices behave correctly against environmental tests (no failure). Moreover, the stability of electrical parameters during the accelerated tests demonstrates the ruggedness of the products and safe operation, which is consequently expected during their lifetime.



<u>4</u> DEVICE CHARACTERISTICS

4.1 **Device description**

N-channel Power MOSFET

4.2 Construction note

D.U.T.: STE70NM60 LINE: MD6N PACKAGE: ISOTOP

Wafer/Die fab. information			
Wafer fab manufacturing location	Ang Mo Kio (Singapore)		
Technology	StripFET™- MDMesh™		
Die finishing back side	Ti/Ni/Ag		
Die size	9610 x 12640 μm ²		
Metal	Al/Si		
Passivation type	Nitride		

Wafer Testing (EWS) information			
Electrical testing manufacturing location	Ang Mo Kio (Singapore)		
Test program	WPIS		

Assembly information			
Assembly site	Bouskoura (Morocco)		
Package description	ISOTOP		
Molding compound	HF Epoxy Resin		
Frame material	Copper		
Die attach process	Soft Solder		
Die attach material	Pb/Ag/Sn		
Wire bonding process	Ultrasonic		
Wires bonding materials	AI 7 mils		
Lead finishing/bump solder material	Pure Tin		

Final testing information			
Testing location	Bouskoura (Morocco)		
Tester	TESEC		



5 TESTS RESULTS SUMMARY

5.1 Test vehicle

Lot #	Process/ Package	Product Line	Comments
1-2	STE70NM60	MD6N	Power MOSFET

5.2 Reliability test plan summary

Teet	PC	Std ref.	Conditiono	SS	Steps	Failure/SS	
Test			Conditions			Lot 1	Lot 2
					168 H		
HTRB	Ν	JESD22 A-108	T.A.=150°C Vdss=480V	154	500 H	0/77	0/77
		A-100			1000 H	1	
		IESD22			168 H		
HTGB	Ν	A-108	$TA = 150^{\circ}C Vgss = 30V$	154	500 H	0/77	0/77
		A-100			1000 H		
					168 H		
HTSL	Ν	A-103	TA = 150°C	154	500 H	0/77	0/77
					1000 H		
	N	N JESD22 A-101	Ta=85°C Rh=85%, Vdss=100V	154	168 H	0/77	0/77
H3TRB					500 H		
					1000 H		
					100 cy		
тс	м	JESD22	TA=-40°C TO 150°C	154	200 cy	0/77	0/77
	A-104	(1 HOUR/CYCLE)	134	500 cy	0/11	0/11	
					1000 cy		
AC	Ν	JESD22 A-102	TA=121°C – PA=2 ATM	154	96 H	0/77	0/77



<u>6</u> <u>ANNEXES 6.0</u>

6.1Tests Description

Test name Description		Purpose			
HTRB High Temperature Reverse Bias HTGB	The device is stressed in static configuration, trying to satisfy as much as possible the following conditions: • low power dissipation; • max_supply voltage compatible with	To determine the effects of bias conditions and temperature on solid state devices over time. It simulates the devices' operating condition in an accelerated way. To maximize the electrical field across either reverse-biased junctions or dielectric layers, in			
High Temperature Forward (Gate) Bias	diffusion process and internal circuitry limitations;	order to investigate the failure modes linked to mobile contamination, oxide ageing, layout sensitivity to surface effects.			
HTSL High Temperature Storage Life	The device is stored in unbiased condition at the max. temperature allowed by the package materials, sometimes higher than the max. operative temperature.	To investigate the failure mechanisms activated by high temperature, typically wire-bonds solder joint ageing, data retention faults, metal stress- voiding.			
AC Auto Clave (Pressure Pot)	The device is stored in saturated steam, at fixed and controlled conditions of pressure and temperature.	To investigate corrosion phenomena affecting die or package materials, related to chemical contamination and package hermeticity.			
TC Temperature Cycling	The device is submitted to cycled temperature excursions, between a hot and a cold chamber in air atmosphere.	To investigate failure modes related to the thermo-mechanical stress induced by the different thermal expansion of the materials interacting in the die-package system. Typical failure modes are linked to metal displacement, dielectric cracking, molding compound delamination, wire-bonds failure, die-attach layer degradation.			
H3TRB Temperature Humidity Bias	The device is biased in static configuration minimizing its internal power dissipation, and stored at controlled conditions of ambient temperature and relative humidity.	To evaluate the package moisture resistance with electrical field applied, both electrolytic and galvanic corrosion are put in evidence.			
PC Preconditioning	The device is submitted to a typical temperature profile used for surface mounting devices, after a controlled moisture absorption.	To verify that the surface mounting stress does not impact on the subsequent reliability performance. The typical failure modes are "pop corn" effect and delamination.			

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners

© 2013 STMicroelectronics - All rights reserved.

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com
